Themen für Masterarbeiten mit einer vorgesehenen Dauer von 6 Monaten.

Angebotene Arbeiten

RTL Accurate Soft-Error Vulnerability Assessment for RISC-V based Pulpino-SoCU. SharifDigitalentwurf
Advanced RISC-V ISS Coverage Metrics Solutions (at MinRES)D. Müller-G.High-Level-Modellierung
New ways of Detection and Handling of Soft Errors in Embedded Control SystemsD. Müller-G.High-Level-Modellierung
Timing Models for Ultra-fast Host-compiled Simulation of Embedded SoftwareD. Müller-G.High-Level-Modellierung
different topics on biochip testingA. Bernardini
Modeling RISC-V for ETISSD. Müller-G.
Multi-Level Fault Simulation for RISC V implemented in C++D. Müller-G.
Power-Down Synthesis for Hierarchical Analog CircuitsM. Neuner
Enabling Full Automation for Code Generation from ISA DescriptionsR. Stahl
Static Code Analysis Topics with C++R. Stahl
Reliability-Aware Dynamic Routing for Sample Barcoding in Single-Cell Analysis Y. Moradi
Control layer optimization for flow-based microfluidic routing fabricY. Moradi

Falls Sie an einem hier nicht aufgeführten Thema interessiert sind, kontaktieren Sie bitte einen unserer wissenschaftlichen Mitarbeiter

In Bearbeitung

Testing of different optimization algorithms for solving the initial sizing problem of analog circuitsI. AbelBharatendu Soumil
On-Chip Aging Sensors to Monitor NBTI Effect in Nano-Scale SRAMA. ListlShreyas Nittur Prasannakumar
Development of HW prototype for next generation magnetic sensorD. Müller-G.Yanqin Li
Implementation of a Light Fence for Roboter-Human InteractionD. Müller-G.Christian Bernhardt
Integration of Driver-in-loop Simulator for Testing ADAS/Autonomous Driving FeaturesD. Müller-G.Sultan Haider
Performance acceleration of CNN using HW acceleration on FPGAs @NXPD. Müller-G.Seifeddine AYADI
Emulation of an ASIC Temperature Monitor System for FPGA PrototypingM. MettlerArooj Asif
Deep Code Profiling for 5G Communication TesterR. StahlPramod Tikare Muralidhara
Generator Design for One Time Programmable MemoryR. StahlMd Walid
Improve Source-Binary Mapping for Host-Compiled Simula- tion with OptimizationsR. StahlAyush Patel
Fault-Tolerant Routing of Barcoding Droplets in Single-Cell Analysis Using Fully Programmable Valve ArraysY. MoradiPreetha Palanivel
Testing Transposer-Based Microfluidic Routing FabricY. MoradiZain Tahir